index
:
risc.git
main
16-bit RISC CPU/SOC in Verilog with self-hosting software infrastructure
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Mode
Name
Size
-rw-r--r--
.gitignore
110
log
plain
-rw-r--r--
README.md
1553
log
plain
-rw-r--r--
io.notes
4503
log
plain
-rw-r--r--
risc.isa
9701
log
plain
-rw-r--r--
risc.todo
8044
log
plain
d---------
rtl
633
log
plain
d---------
src
289
log
plain